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Ball Lens Embedded Through-Package Via To
Enable Backside Coupling Between Silicon
Photonics Interposer and Board-Level Interconnects
Nivesh Mangal, Jeroen Missinne, Joris Van Campenhout, Bradley Snyder, and Geert Van Steenberge
Abstract—Development of an efficient and densely integrated
optical coupling interface for silicon photonics based board-level
optical interconnects is one of the key challenges in the domain
of 2.5D/3D electro-optic integration. Enabling high-speed on-
chip electro-optic conversion and efficient optical transmission
across package/board-level short-reach interconnections can help
overcome the limitations of a conventional electrical I/O in
terms of bandwidth density and power consumption in a high-
performance computing environment. In this context, we have
demonstrated a novel optical coupling interface to integrate
silicon photonics with board-level optical interconnects. We show
that by integrating a ball lens in a via drilled in an organic
package substrate, the optical beam diffracted from a downward
directionality grating on a photonics chip can be coupled to a
board-level polymer multimode waveguide with a good alignment
tolerance. A key result from the experiment was a 14 µm chip-
to-package 1-dB lateral alignment tolerance for coupling into
a polymer waveguide with a cross-section of 20×25 µm2 . An
in-depth analysis of loss distribution across several interfaces
was done and a -3.4 dB coupling efficiency was measured
between the optical interface comprising of output grating, ball
lens and polymer waveguide. Furthermore, it is shown that an
efficiency better than -2 dB can be achieved by tweaking few
parameters in the coupling interface. The fabrication of the
optical interfaces and related measurements are reported and
verified with simulation results.
Index Terms—Silicon Photonics; Optical Interposer; Datacen-
ters; Polymer waveguides; Ball Lens; Chip-to-Board Coupling.
I. INTRODUCTION
Adoption of deep learning and artificial intelligence basedalgorithms across several applications supported by
GPU/TPU driven cloud computing platforms has resulted
in an increased performance requirement from the hardware
resources present in the datacenters of today [1]–[3]. While the
very short-reach interconnections on a GPU chip can support
high bandwidth density using electrical links, the same do not
scale well with increasing bandwidth and reach requirement at
the package or at the board-level, necessitating the requirement
for optical links. For board-level inter-chip data communica-
tion, the interception point for optical interconnects in terms
of bandwidth density lies around 500 Gbps/mm for them to
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outperform electrical interconnects. As an example, taking 50
Gb/s bandwidth per channel and 50 µm channel pitch on
board-level optical interconnects for 20 channels, it is possible
to achieve an aggregate bandwidth density of 1 Tbps/mm. The
existing pluggable optical I/Os present in today’s datacenters
provide optical reach only up to the board-edge and suffer from
a limited faceplate density and power dissipation in high-speed
electrical interconnects over the PCB, to the pluggable optics
at the board-edge [3]. In order to bring optics closer to the
GPU/ASIC, silicon photonics transceivers can be co-packaged
resulting in a power efficient, low latency co-packaged optical
solution (Fig. 1). The CMOS-compatible silicon photonics
technology offers several benefits such as wafer-scalability,
dense integration, single-mode transmission, better modulation
formats and wavelength division multiplexing (WDM) [4].
The chip-to-chip optical signaling between such co-packaged
modules can be implemented via polymer or glass based on-
board optical interconnects. At the board-level, with inter-
connect length ranging between few tens of centimeters, it
is possible to maintain a high bandwidth-distance product by
using multimodal optical interconnects (with spatial division
multiplexing (SDM)), which provide the advantage of relaxed
alignment tolerance and a possibility of reduction in overall
cost with passive assembly. Thus, a chip-to-board optical
coupling interface that is alignment tolerant, energy efficient,
and agnostic towards channel-density scaling can help push the
case of realizing on-board chip-to-chip optical communication.
So far, only a few research groups have reported integration
schemes ranging from adiabatic optical coupling [7], [8] to
cone-shaped optical pin coupling interface for multimode
interconnections [9], [10]. As can be seen, all the approaches
demonstrated before have used the device side of the chip
to interface with a package or a board-level optical inter-
connect. From a perspective of 3D integration requiring the
memory/logic die-stacking on the top of a photonics chip
interposer, a face-up bonding scheme of the photonics die
is desirable since the device top side of the die remains
accessible for electrical interconnections. In that scenario, a
through-substrate (backside) coupling I/O can enable the face-
up integration of photonic chips, and also help avoid the
necessity to reserve space for placement of fiber-array from
the topside of the die in case the laser module is not integrated
on-chip. By a through-substrate coupling interface [11], it is
implied that the on-chip high-bandwidth optical signal can be
directed off-normal through the bulk of an SOI substrate, as
opposed to using other coupling alternatives like an edge-
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Fig. 1: A 2.5D/3D electro-optic scheme to integrate Silicon Photonics interposer with board-level optical interconnects [5].
Fig. 2: Overview of the proposed chip-to-board coupling interface [6].
coupler or an upward-directionality based grating coupler.
Using this approach, memory and logic dies can be assembled
on the top of an optical interposer with TSVs and microbumps
for low-frequency electrical interconnections (Fig. 1). In this
framework, we demonstrated earlier a novel approach to inte-
grate a silicon photonics chip, ball lens embedded in a package
substrate and a board-level multimode interconnect [5], [6].
We showed that by embedding the ball lens in a tapered via
of a package substrate, an expanded optical beam from a
silicon photonic chip interposer can be refocused and coupled
to a board-level optical interconnect with a good alignment
tolerance. In this paper, we expand upon our earlier work
to put forth a comprehensive analysis from the simulations
for the proposed concept and showcase an improvement of
coupling performance across the optical interface. This paper
is organized in the following manner: firstly, the proposed
concept is described in detail, followed by a discussion on
the tolerance analysis obtained using ray-trace based system-
level modeling; then, the fabrication and assembly of all the
components is described; lastly, the experimental results are
compared with the simulations and relevant conclusions are
drawn.
II. DESCRIPTION OF THE CONCEPT
The operating principle and the different components within
the concept are explained as follows (Fig. 2): The first com-
ponent is a silicon photonics chip that comprises a downward
directionality output grating coupler, which diffracts the op-
tical signal downwards at an angle off-normal into the bulk
substrate of an SOI chip. The photonics chip is lapped and
polished from the backside, and then coated with an anti-
reflection layer [11]. The second component is a ball lens that
is integrated in the laser-drilled via of a package substrate, at
an appropriate height to refocus the incoming expanded optical
beam from the backside of the photonics chip. The focused
optical beam is coupled into a polymer multimode waveguide
(the third component), after reflecting off a 40◦ metallized
mirror plug placed in a cavity laser-ablated in front of the
waveguide facet. The far end of the polymer waveguide is
connected to a multimode fiber to detect the resultant optical
power coupled from the photonics chip-to-polymer waveguide.
Also, instead of a metallized mirror plug, TIR mirrors [12]
can be integrated within the polymer waveguide to couple the
focused beam into the waveguide core, with a caveat that the
TIR effect is lost if an optically transparent underfill material
penetrates the ablated cavity. The optical power from the
multimode waveguide, can in principle, be coupled in a similar
way using a ball lens to a surface-illuminated photodetector
integrated at the receiver side to perform high-speed opto-
electronic conversion of the data in a server-scale computing
environment (also shown via Rx module in Fig. 2) [13].
Also, the via-processing technology available across PCB
manufacturing facilities can be leveraged to perform a pick-
and-drop approach for the placement of the ball lens inside
the tapered via of a substrate on a larger volume. Lastly,
this concept allows for a simplified backside wafer-scale
processing compared to the case of backside integration of
microlenses [14], [15].
III. DESIGN AND SIMULATION
A. Through-Substrate Grating Couplers
Grating couplers are an important passive optical component
that has enabled the wafer-scale testing of integrated photonic
circuits [16]. Despite their limitation of relatively narrow band-
width and sensitivity towards polarization compared to edge-
couplers, they have a large alignment tolerance and hence,
offer benefits from the standpoint of performing die-level or
wafer-level high throughput testing and fiber-attach. So far,
these couplers have been primarily demonstrated for upward
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Fig. 3: a) An illustration of a through-substrate diffracting SOI
grating coupler (Λ = 490 nm, fill-factor = 0.5); b) A reduction
in Si-air Fresnel reflections and 1.5 dB improvement in the
coupling efficiency of the grating couplers occurs when a SiN
anti-reflection coating is deposited at the polished backside of
the chip.
directionality for fiber-to-chip or chip-to-chip coupling. In or-
der to improve the upward directionality of these couplers, one
of the employed methods has been to deposit a metal reflector
between the BOX layer and the bulk silicon substrate [17],
[18]. Similarly, in order to achieve an improved directionality
in the downward direction towards the SOI substrate, a metal
reflector was deposited over an oxide clad above the grating,
in this work. For an optimized oxide thickness, a maximized
constructive interference takes place between the downward
diffracted signal component from the grating and the reflected
component from the metal reflector, resulting in a net down-
ward directionality (Fig. 3a). As explained in the previous
section, the benefit of developing a downward (backside)
diffracting grating coupler is to enable face-up integration of
photonic chips, and utilize space on the topside device layer
for die-stacking and for other potential requirements needed in
2.5D/3D integration. For a maximum constructive interference,
the oxide thickness (tox) needed between the grating and the
reflector is given by:
tox =
cos θox
nox
.
(
mλ
2
− tSi.navg
cos θavg
)
(1)
where tox is the thickness of the oxide cladding, tSi is the
thickness of the partially-etched silicon (70 nm in this case), m
is an integer, nox is the refractive index of the oxide cladding,
navg is the average refractive index of the etched grating, θox
the diffracted beam angle in oxide and θavg the corresponding
diffracted beam angle in the averaged refractive index material
of the grating. Keeping standard SOI wafer parameters of
220 nm thick Si waveguide layer and a 2 µm thick buried
oxide layer (BOX), the TE-polarized gratings were designed
with a period of 490 nm and etch depth of 70 nm in the
FDTD simulations that corresponds to a 10◦ fiber-coupling
angle in air and a 2.81◦ angle in silicon substrate. For an
optimized downward directionality, a 2 µm oxide thickness
between the reflector and the grating was verified with the
help of 2D FDTD simulations. On performing fiber-coupling
measurements from the chip backside, a -5 dB peak coupling
efficiency was obtained (Fig. 3b). The ripples seen in the
spectrum were caused by Fresnel reflections from the silicon-
air interface and were reduced after a 170 nm thick anti-
reflective SiN coating was deposited at the backside of the chip
surface. This also resulted in a 1.5 dB improvement bringing
the peak fiber-to-waveguide efficiency to -3.5 dB as shown in
Fig. 3b.
B. System-level Optical Design
Although wave-propagation based modeling is needed to
design the integrated-optic devices, a ray-trace approach helps
the designer to arrive at a systemwide figure of merit when de-
signing an optical system comprising of both integrated-optic
and bulk-optic components. In order to gauge the coupling
performance of the overall system described earlier (Fig. 1),
a non-sequential ray-trace model was developed in Zemax
as shown in Fig. 4a. The photonics chip was modeled with
a silicon substrate of 100 µm thickness. An anti-reflective
coating at the backside of the silicon substrate was also
included in the model. Under the ray-based approximation,
it is critical to know the far-field divergence and diffracted
angle of the designed grating such that it can be incorporated
in the source of the ray-trace model. These parameters were
obtained from the FDTD simulations of the grating performed
earlier. With an assumption of Gaussian beam propagation and
a starting mode-field diameter of 9.2 µm from a downward-
directionality grating coupler, the beam diameter at the end
of a 100 µm thick substrate of the chip is expected to be
10.4 µm while it expands further to about 15.5 µm at the
aperture of the ball lens. Also, relevant material parameters
for ruby-doped sapphire ball lens (300 µm diameter) [19],
epocore/epoclad based polymer waveguide [20] were plugged
into the model. Although a ball lens with a larger diameter
could also be used, the choice of the selection of 300 µm
diameter ball lens was guided by the fact that a larger diameter
ball lens will lens will increase the overall chip-to-board
distance. The minimum dimension of the ball lens available
off-the shelf was 300 µm, and hence, smaller dimensions were
not considered. From an overall design perspective, the chip-
to-polymer waveguide distance was constrained by package
substrate’s thickness that was chosen to be 500 µm in the
model. A statistical distribution of rays from the source were
traced onto a detector that was placed at the far end of the
waveguide to simulate the percentage of rays coupled into
the core of the waveguide. The simulations were performed
for the O-band center wavelength of 1310 nm. It was found
out that for a particular chip-to-board distance and an optimal
alignment of all the components, a 71% (-1.5 dB) coupling
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Fig. 4: (a) A non-sequential ray-trace model for the proposed
photonic chip-to-board coupling concept. (b) Detector map
for the rays that get traced into the polymer waveguide.
The chip-to-polymer waveguide coupling efficiency was found
to be 71%. (c) Loss Distribution from different coupling
elements/interfaces determined from the ray-trace model.
efficiency can be achieved when coupled into a waveguide
with a cross-section of 20×20 µm2 (Fig. 4b). As shown in
Fig. 4c, 15% rays are reflected by the ball lens due to the
absence of an AR coating on the ball lens that were used in the
experiment, resulting in a 0.7 dB loss from a total loss of 1.5
dB. The remaining 0.8 dB loss could be attributed to various
mechanisms with respect to coupling from the mirror plug to
the polymer waveguide, such as some rays not satisfying the
TIR condition post-coupling etc. Also, a large ±17 µm 1-dB
alignment tolerance was obtained from the ray-trace model
for a vertical displacement of the ball lens inside the via of
the package substrate (Fig. 5). Furthermore, a study on the
lateral and angular alignment tolerances of the chip, package
and board-level waveguide was performed (Fig. 6). Initially, a
Fig. 5: A large ±17 µm 1-dB longitudinal alignment tolerance
of the ball lens inside the via of the package substrate was
obtained from the ray-trace model.
package-to-board alignment tolerance analysis was carried out
as a function of different dimensions of the waveguide core
with a square cross-section.
On the expected lines, as the waveguide core dimension
reduces, the package-to-board lateral alignment tolerance re-
duces (Fig. 6a). However, the package-to-board angular align-
ment tolerance (about y-axis, ref. Fig. 4) was found to remain
consistent up to a waveguide core width of 15 µm (Fig. 6d).
Hence, a 20 µm core width was chosen to investigate the
alignment tolerances in greater detail. This dimension also falls
well within the aperture limit of the Ge-based photodetector
at the receiver side for high bandwidth performance [13]. This
paper however, does not delve into the optical coupling design
of the receiver side. From the model, a 1-dB chip-to-package
and a package-to-board lateral alignment tolerance was derived
to be ±5 µm and ±8 µm respectively (Fig. 6b and 6c). On the
other hand, a ±5◦ 1-dB chip-to-package and package-to-board
angular alignment tolerance was estimated from the model for
both the cases (Fig. 6e and 6f). Since, the effect of lateral and
angular displacements of the chip-to-package and package-to-
board have been computed under the assumption of both being
mutually exclusive events, we briefly discuss here the impact
on these misalignments in the presence of other non-idealities.
Effect of Chip-to-Package Misalignments: If one
takes a look at the current state of the art in Cu-pillar
technology [21]–[24], that has replaced solder based
bumping technology, pitches as low as 40 µm are already in
production [22], while a pitch of 20 µm with lithographically
defined 10 µm diameter Cu-pillars have been demonstrated
recently [25]. Thus, the lateral/angular displacement of the
chip-to-package substrate is expected to be very small, which
implies that the tolerances obtained for package-to-board
misalignment from the ray-trace model would be more
relevant than the chip-to-package misalignment as discussed
in the next subsection.
Effect of Package-to-Board Misalignments: The effect of
residual displacement of solder joints after the reflow of
BGA packages is well-known and hence, the derived chip-to-
package alignment tolerance values can be called ideal with an
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Fig. 6: (a) Package-to-board lateral alignment tolerance as a function of waveguide width; (b) Chip-to-package 1-dB lateral
alignment tolerance: ±6 µm ; (c) Package-to-board 1-dB lateral alignment tolerance: ±8 µm; (d) Package-to-board 1-dB
angular alignment tolerance as a function of waveguide width; (e) Chip-to-package 1-dB angular alignment tolerance: ±5◦; (f)
Package-to-board 1-dB angular alignment tolerance: ±5◦. Figs. b-c and e-f have been evaluated for a waveguide cross-section
dimensions of 20×20 µm2 in the ray-trace simulations.
assumption of a perfect package-to-board alignment. However,
it is expected that such misalignments can be shrunk further
with the use of auxiliary pads in combination with the main
metal pad. This helps to compensate for the lateral movement
of the package substrate during solder reflow by tuning the
surface tension of the molten solder [26]. To have a better
estimate of the worst case loss, statistics from a Monte-Carlo
based analysis fed with realistic input conditions might bring
more insight, which is beyond the scope of discussion in this
article.
IV. FABRICATION AND PACKAGING
A. Photonic Chip Fiber-Attach
The photonic chips with a 2 µm oxide thickness deposited
over the grating couplers were obtained from the wafers that
were fabricated in imec’s 200 mm Si Photonics pilot line [27].
The post-processing of these chips was done later to deposit
a Ti/Al reflector over the top oxide cladding on the gratings.
These chips were bonded from the device topside onto a glass
substrate with wax in order to perform thinning and polishing
of the Si substrate from the backside of the chip. Starting with
a full-chip thickness of 650 µm, a final Si thickness of 100
µm was obtained using a Logitech PM5 lapping and polishing
tool. The rms surface roughness after polishing was measured
to be within 15-20 nm using an optical profilometer. After
the release of the chips from the glass carrier using Ecoclear
solvent, a 170 nm thick SiN anti-reflective film was deposited
on the backside of the chip. The input grating on the photonics
chip was fiber-attached laterally with a 40◦ angle-polished
fiber [28]. It is to be noted that the Al metal reflector was
not deposited on the input grating to allow fiber-attachment
from the topside of the die. The angle-polished fiber was
glued in a silicon V-groove and was aligned actively to the
topside of an input grating of the photonics chip. Subsequently,
an acrylate (NOA-61) that is UV-curable, was applied few
mm away from the end of the polished fiber facet, which
due to its capillary action, then spreads between the fiber-
chip surface. The applied acrylate also behaves as an index-
matching medium between the oxide-air clad (on the chip)
and fiber-air interface thereby resulting in the reduction of
the Fresnel reflections. The curing of the dispensed acrylate
was done with the help of a UV lamp. The fiber-attached die
could then be used as a discrete component to perform active
alignment with respect to the ball lens and polymer waveguide.
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B. Ball Lens Embedded Through-Package Via
There are a few key advantages of integrating a lensed com-
ponent inside the package substrate: a) there is no need of any
additional backside processing of the photonics interposer chip
for lensed coupling [14], [15]; b) the spherical shape of the ball
lens allows it to self-align inside the sloped via of a particular
diameter, thereby providing control over the lens height, and
lateral and angular misplacement; and c) the assembly process
gets relatively simplified and less constrained with a single lens
in contrast to using two microlenses, each on the chip and the
board-level coupling interface which might result in varying
magnitude of lateral/angular misalignment per component due
to the physical displacement of the components during solder
reflow [29], [30].
For our experiment, a glass fiber reinforced organic package
substrate was used to fabricate the vias. Organic package
substrates have been ubiquitous in electronic manufacturing
and assembly for advanced packaging applications. They are
not only cheaper in cost compared to alternatives such as
glass and ceramic substrates, but also provide relative ease in
manufacturing. Also, by stacking multiple laminates together
with copper layers, a multi-layer substrate helps in providing
an increased electrical fan-out and I/O density. Despite not
making any electrical interconnection on the package substrate
in the experimental demonstration, the motivation behind using
this substrate was also derived from the possibility of wire-
bonding a driver chip on the package substrate to perform
on-chip modulation of the optical signal in the future. Hence,
a 400 µm thick organic package substrate was chosen and
a tapered via was created through by using Nd-YAG laser
ablation. The diameter of the via from both the sides of
the substrate was determined using an optical microscope.
From this measurement, the laser induced taper angle was
determined to be 1.6◦ ± 0.5◦. A ruby-doped sapphire ball
lens with a diameter of 300 µm was placed in the fabricated
via of the substrate. Thereafter, an optical profilometer scan
was performed over both sides of the lensed package substrate
to determine the position of the ball lens inside the via. As
shown in Fig. 7, the lens was placed about 25 µm and 52
µm from the top and the backside of the via opening of the
substrate respectively.
C. Mirror Plug
In order to deflect the beam oriented at 10◦ angle in oxide,
a 40◦ mirror plug was fabricated from a polyimide substrate
as described in [31]. A final thickness of 100 µm for the
mirror plug was obtained to make it comparable to the total
thickness of the polymer waveguide stack. Thereafter, the
mirror plug was Au-coated using e-beam evaporation. The
surface roughness (rms) of the mirror plug was measured to
be between 15-20 nm over a surface area of 50×50 µm2using
optical profilometer and AFM. After the mirror plug was
inserted inside the ablated cavity in front of the polymer
waveguide, the air gap between the mirror plug and waveguide
cross-section was filled with NOA-61 material to accomplish
two purposes: a) minimize Fresnel reflections from waveguide-
Fig. 7: Topside and backside white-light optical profilometry
scans of the package substrate with the ball lens placed inside
the via.
Fig. 8: (a) A 20×25 µm2 cross-section was measured for the
fabricated polymer multimode waveguides and (b) An image
of polymer waveguides fabricated on a Si-substrate with a
laser-ablated cavity made to insert the mirror plug in front
of the polymer waveguide facet and a multimode fiber based
connectorization at the opposite end of the waveguide.
air interface and b) ensuring the beam angle to be oriented at
10◦ before it is incident on the surface of the mirror-plug.
D. Board-level Optical Interconnects
Although both polymer and glass based optical intercon-
nects have been demonstrated in the past [32], [33], it is
well-known that the polymer waveguide technology provides
simplicity, flexibility and low-cost prospect with good optical
properties. For the experimental demonstration, the substrate
to fabricate the polymer waveguides was chosen to be silicon
due to its high flatness and the benefit of spinning on the
polymer layers easily. For waveguide patterning, the UV laser
direct-write technique using Heidelberg DWL66 system was
employed [34]. The technology has the benefit of being com-
patible with panels having a length of several centimeters [35].
The waveguides were fabricated using Epocore/Epoclad (mi-
cro resist technology GmbH) material and had core dimensions
of 20×25 µm2 (Fig. 8). A propagation loss of 0.8 dB/cm
was measured in the O-band for the fabricated multimode
waveguides using the cutback method. Subsequently, a cavity
(3 mm-wide) was made using UV-excimer laser ablation at an
end of the facet of the polymer waveguide, so that the mirror
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Fig. 9: (a) Top view and (b) Side view of the ball lens in
the package substrate well-aligned with respect to the mirror
plug-waveguide interface.
Fig. 10: An image to showcase the experiment performed
to assess the alignment tolerance for chip-to-board coupling.
After the board-level substrate and the package substrate were
individually held with a vacuum chuck, and aligned well to
each other, the fiber-attached photonic die was brought over
the lens embedded via to perform active alignment.
plug can be inserted in it. The other end of the waveguide facet
was connected to a 0.2 NA 50 µm core diameter multimode
fiber (Fig. 8(b)).
V. RESULTS AND DISCUSSION
Since the prime objective of the experiment was to evaluate
the link performance and chip-to-package lateral alignment
tolerance, the components were actively aligned and not
passively bonded/soldered to each other. Firstly, the board-
level silicon substrate with connectorized polymer waveguides
was placed on a vacuum chuck. Next, the lens integrated
package substrate was aligned actively to the mirror plug-
waveguide interface with the help of an optical fiber (Fig. 9).
Subsequently, the fiber-attached photonics chip was brought
over the lens-integrated via of the package substrate and an
active alignment was performed to optimize the coupling
across the chip-to-board level polymer waveguide interface
(Fig. 10).
The results obtained from the experiment are shown in
Fig. 11. In order to evaluate the performance of the entire link,
firstly, the coupling efficiency spectrum of a fiber-attached
input grating was determined (Measurement A in Figs. 11a
and 11c). Then, after the alignment of the chip and the
package substrate with respect to the board-level polymer
waveguides was performed, the fiber-to-fiber full link spectrum
was measured (Measurement B in Figs. 11a and 11c). The
procedure to derive measurement A is described as follows:
Firstly, the spectrum of the metallized output grating coupler
was measured on a different location on the chip (similar
to the schematic in the inset of Fig. 12). This was done to
obtain a reference measurement of the downward-diffracting
grating coupler with a metal reflector (Fig. 3b). Thereafter,
on the actual testsite, the fiber-attachment of the input grating
was performed as described earlier in Section IV-A. Then,
the coupling efficiency spectrum for the fiber-attached input
grating to the output grating downward coupled to a single-
mode fiber was recorded. This measurement was then normal-
ized with respect to the reference measurement of the grating
with a metal reflector performed earlier, which enabled us to
derive the fiber-to-waveguide coupling efficiency of the fiber-
attached input grating shown as Measurement A in Fig. 11c.
It can be seen that while the peak coupling efficiency of
the fiber-attached input grating was measured to be -3.5 dB
(Measurement A), the efficiency was measured to be -5 dB
at the primary O-band wavelength of 1310 nm (Figs. 11a and
11c). A nonoptimal angle of the polished fiber that was used
to package the input grating resulted in a blue shift of the
peak wavelength in this measurement. Next, the fiber-to-fiber
full link spectrum is shown as Measurement B in Fig. 11c,
i.e., from the single mode angle-polished fiber attached to
the input grating to the coupling interface and then to the
multimode fiber attached at the other end of the polymer
waveguide. Using these two measurements and other sources
of losses determined earlier, the true efficiency across the chip-
to-polymer waveguide coupling interface was evaluated to be
-3.4 dB at 1310 nm wavelength (Fig. 11b). Here, the optical
interface comprised of the output grating with a metal reflector,
ball lens and the mirror plug-polymer waveguide interface,
as tabulated in Fig. 11b. The measured efficiency can be
improved further by improving the grating directionality as
described here [11]. It was shown that reducing the thickness
of Ti adhesion layer (from 5 nm to 2 nm) between the
Al reflector and top oxide results in a lesser absorption
and better directionality. As shown in Fig. 12, a -2.3 dB
coupling efficiency can be obtained when the grating output
is coupled to a single-mode fiber (an improvement of 1.2
dB in comparison to the efficiency shown in Fig. 3b), while
a -1.7 dB efficiency is obtained when coupled to a 50 µm
core multimode fiber. Moreover, the gratings can be apodized
to achieve a Gaussian-like diffracted mode profile and also,
help remove the two peak nature of the coupling spectrum.
Furthermore, the ball lenses can be AR-coated to reduce the
Fresnel reflections by 0.7 dB. Hence, a less than 2 dB coupling
loss can be achieved over the optical interfaces evaluated
in the experiment earlier. After the board-level substrate and
the package substrate were individually held with a vacuum
chuck, and aligned well to each other, a lateral alignment of
the fiber-attached photonic die was performed over the the
lens embedded via of the package substrate. A 1-dB chip-to-
package lateral alignment tolerance of ±7 µm was measured
that was close to the ±6 µm alignment tolerance estimated
from the ray-trace model (Fig. 11d). The reason for a marginal
increment in the measured alignment tolerance can be related
to an overestimation of the far-field divergence calculated from
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Fig. 11: (a) The coupling efficiency spectrum measurement was conducted in two steps: (A) Measurement of coupling efficiency
of the fiber-attached input grating and (B) Measurement of fiber (SMF)-to-fiber (MMF) spectrum of the entire link; (b) A
coupling efficiency of -3.4 dB was measured at λ=1310 nm across the actual coupling interface i.e. output grating, ball-lens and
mirror plug - polymer waveguide interface; (c) Measurement A: Single-mode fiber-to-grating CE spectrum of fiber-attached
input grating; Measurement B: fiber (SMF)-to-fiber (MMF) full link spectrum (both A and B are described schematically in
Fig.(a)); and (d) A 1-dB chip-to-package lateral alignment tolerance of 14 µm was measured (bold lines) compared to 12 µm
obtained from the simulations (dotted lines, also refer Fig. 6b).
the FDTD simulations of the output grating with a metal
reflector. It is also noted that in contrast to the simulation,
the alignment tolerance in the X-direction was unsymmetrical
to that in the Y-direction which is correlated to the coupling
in a 20×25 µm2 dimension of polymer waveguide. Overall,
it can be said that the numbers derived from the ray-trace
model in Section III-B can help accurately predict the lateral
and angular alignment accuracies for the proposed coupling
concept.
Lastly, this paper has focused on the concept of assessing
the various tolerances and efficiency involved in the pro-
posed optical coupling interface. In order to accommodate
a particular channel density, a cluster of multiple channels
can be transmitted via each of the ball lenses placed succes-
sively in the substrate, where appropriate lens diameter and
pitch would have to be determined accordingly. Also, if the
proposed coupling concept were to be applied to couple to
single-mode board-level optical interconnects, the single-mode
condition for polymer waveguides would have to be relaxed
by tuning the refractive index contrast between the core and
the cladding material to go beyond 10×10 µm2 waveguide
cross-section to take advantage of the relaxed lateral and
angular alignment tolerances (Fig. 6a). The ray-trace analysis
performed in this work, would not be accurate in such a
scenario and the optical model would need to be retuned
to take overlap integral of the modes across the coupling
interface. Alternatively, a possibility of employing a few-mode
waveguide based coupling mechanism can not be completely
ruled out either. On a separate note, although a ±8 µm
package-to-board lateral alignment accuracy looks good from
the optical coupling standpoint, it still does not fall under the
conventional assembly-level tolerances. We believe that the
difference in margin can be reduced by adopting the technique
of employing four auxiliary pads with the main metal pad so
that the solder flow distribution can be tuned for minimum
displacement during reflow. A less than ±1 µm alignment
accuracy has been derived recently for chip-to-board solder
based connections and similarly, has the potential to improve
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Fig. 12: A coupling efficiency of 1.7 dB was measured for an
improved downward-directionality grating when coupled to a
multimode fiber. This was evaluated by subtracting the single-
mode coupling efficiency of the grating from fiber (SMF)-to-
fiber (MMF) measurement [11].
the residual displacement of the reflowed solder bumps of
BGA packages as well [26]. Also, for a solder bump diameter
of 1 mm, a practical misalignment at the solder bump joint
is ±10 µm [36], which is closer to the 1-dB package-to-
board alignment tolerance. So, a proper choice of solder bump
dimension alongwith well-designed auxiliary pads can help in
minimizing the package to board displacement.
VI. CONCLUSION
We have demonstrated a novel approach to integrate a
silicon photonics interposer chip with board-level polymer
waveguide by embedding the ball lens in a tapered via of a
package substrate. A coupling efficiency of -3.4 dB across the
optical interfaces between a photonic chip and polymer waveg-
uide was deduced from the measurements at the wavelength
of 1310 nm. Moreover, it was shown that an efficiency higher
than -2 dB can be achieved across the proposed chip-to-board
coupling interface by optimizing the grating directionality even
further. A key outcome of the conducted measurements was a
chip-to-package 1-dB lateral alignment tolerance of 14 µm for
coupling from a downward directionality grating into a 20×25
µm2 cross-section polymer multimode waveguide. These fig-
ures for lateral alignment tolerance were shown to match well
with the data obtained from ray-trace simulations. Although
the angular alignment measurement was not performed during
the experiment, similar numbers as those obtained from the
model are expected to be obtained. Finally, the demonstration
of this concept highlight a few potential advantages: the self-
alignment aspect of the ball lens in a sloped via of the package
substrate, simplified chip-backside processing, compatibility
with the existing PCB manufacturing and assembly flows and
a relaxed lateral and angular alignment tolerances for coupling
to board-level multimode (or few-mode) optical interconnects,
interfaced with a photodetector at the receiver side. Although
the experiment was conducted using active alignment, the
numbers obtained from the tolerance analysis for the proposed
coupling interface has a potential to simplify the process of
passive assembly [37].
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